Y
HN Search
Hacker News Search
new
|
comments
|
top
|
jobs
nsteel
searching Neon…
1.
▲
2.
▲
3.
▲
4.
▲
5.
▲
6.
▲
4 ms
·
1.
▲
by
nsteel
15d ago
Also, https://github.com/librespot-org/librespot/issues/1737 We are seeing a slow but steady stream of small breaking changes, designed to gradually piss off everyone involved. While avoiding a large breaking
2.
▲
by
nsteel
15d ago
Did they only recently release access to a new streaming API or did I dream that (again)?
3.
▲
by
nsteel
5mo ago
19.2Tb is 2 x 9.6Tbps. Some (most) companies count Tx and Rx separately despite it making no sense in the context of serdes lanes. Stupid marketing in my opinion. I don't think they are meaningfully ahead, it's more to do with wha
4.
▲
by
nsteel
5mo ago
Isn't it 6x 200Gb octals? An octal being 8x 200Gb lanes. So 9.6Tbps?
5.
▲
by
nsteel
5mo ago
Apparently it's Broadcom for 8t and Mediatek for 8i. https://wccftech.com/google-splits-tpuv8-strategy-two-chips-...
6.
▲
by
nsteel
5mo ago
This link has more on the architecture: https://cloud.google.com/blog/products/compute/tpu-8t-and-tp...
7.
▲
by
nsteel
5mo ago
It's HBM3e
8.
▲
by
nsteel
5mo ago
It's similar to RAID schemes but instead of drive failure it's port unavailability. There's a reference at [1] or an FPGA-centric one at [2], but it applies to anywhere where dual/single-port rams are readily available b
9.
▲
by
nsteel
5mo ago
Also to cheaply (area) create multi-port RAMs.
10.
▲
by
nsteel
5mo ago
And and Broadcom designs a huge part of the chip. They take Google's (mostly) logical design and providing everything TSMC need to physically make the chip (including imports g IP such as serdes, PLLs, and test).
11.
▲
by
nsteel
6mo ago
OK, but that's significantly slower and larger. It's a worse solution. Am I missing something?
12.
▲
by
nsteel
6mo ago
I disagree. We've produced numerous complex chips with VHDL over the last 30 years. Most of the vendor models we have to integrate with are Verilog, so perhaps it is more popular, but that's no problem for us. We've found ple
13.
▲
by
nsteel
6mo ago
Except they don't use DDR5. LPDDR5 is always soldered. LPDDR5 requires short point-to-point connections to give you good SI at high speeds and low voltages. To get the same with DDR5 DIMMs, you'd have something physically much big
14.
▲
by
nsteel
6mo ago
> but it's always getting updated, I entirely disagree. Due to a combination of ISPs sticking with what they know and refusing to update (because of the huge time/cost in validating it), and vendors minimising their workloads&
15.
▲
by
nsteel
6mo ago
I don't know if this is still the case, but back then the likes of Synopsys charged a lot of money for what was very limited controller functionality; you were stuck with their frustrating support channels and generally dumpster fire f
16.
▲
by
nsteel
6mo ago
> the easiest part of the system to get changed... the core routers and associated infrastructure. Is that really the easy bit to change? ISPs spend years trialling new hardware and software in their core. You go through numerous cheapo
17.
▲
by
nsteel
6mo ago
Implementing DDR3 training for our packet queuing chip (custom memory controller) was my first project at work. We had originally hoped to use the same training params for all parts. That wasn't reliable even over a small number of tes
18.
▲
by
nsteel
7mo ago
https://news.ycombinator.com/item?id=47256032 M1 Air single core is 2347 and multicore is 8342. Plus, the A18 pro chip in the Neo will likely perform better with the improved thermal environment.
19.
▲
by
nsteel
7mo ago
And that's why it's got to be a big company that takes this on, you need deep pockets to successfully sue a company like Intel. It's not realistic for most. Plus the huge opportunity cost of missing your market and wasting ye
20.
▲
by
nsteel
7mo ago
Doesn't that M1 Air have a much, much slower CPU?
21.
▲
by
nsteel
7mo ago
Worthless. Just looks how IFS worked out the previous two times they gave it a go. If you're not in the industry you may not even be aware it was a thing. And then not. Twice.
22.
▲
by
nsteel
7mo ago
Agree entirely with your take. The packaging story is awesome, I wish there were more details on the stacking used on this one. But I am at a loss to how Intel are really going to get any traction with IFS. How can anyone trust Intel as a l
23.
▲
by
nsteel
7mo ago
> It’s a platform that sucks artists for everything they have, it actively prevents community building The API used to be great. It's slowly being crippled, presumably a PR/face-saving slow-death play. - https://comm
24.
▲
by
nsteel
7mo ago
Japan is a terrible example for you, they are focused on ditching the US.
25.
▲
by
nsteel
7mo ago
Hang on, they used a computer to help them create the post content?! Outrageous.
26.
▲
by
nsteel
8mo ago
What about Etched? https://techfundingnews.com/nvidia-rival-ai-chip-maker-etche...
27.
▲
by
nsteel
8mo ago
I think Bandcamp could do with a simple way to just pay artists money. There is that "name your price" thing but it's a bodge.
28.
▲
by
nsteel
8mo ago
Has that not already happened? Spotify recently broke streaming on a load of AVRs following the Anna's Archive release, I'd have thought this hardware would have suffered the same fate.
29.
▲
by
nsteel
8mo ago
Because it's a complete waste of bandwidth.
30.
▲
by
nsteel
8mo ago
Tidal seems less obsessed with breaking everything all the time. They have a decent API and while they want you to use their playback SDKs, they're relatively less hostile to the various 3rd-party playback libraries (they don't ac
More ›