7 ms·One can do the "two process design methodology" in Verilog too. It's not unique to VHDL.by sigterm 11y agoOne can do the "two process design methodology" in Verilog too. It's not unique to VHDL.