If the hard cores are configured with incorrect cache coherency options you may not be able to correct the issue in fpga fabric. But this is pure speculation,

If the hard cores are configured with incorrect cache coherency options you may not be able to correct the issue in fpga fabric. But this is pure speculation, I haven't checked Cyclone V documentation myself.