The optimization here is somewhat theoretically specially when you take into account the USB bottleneck as well as real-world Human reaction times and Perceptio

The optimization here is somewhat theoretically specially when you take into account the USB bottleneck as well as real-world Human reaction times and Perception. But it appears from the project description that the author's motivation was indeed performance (irrespective of merit). A neat VHDL + HW project nevertheless.