And then throw in some co-located compute there using chiplets, entirely bypassing the memory bus and PCIe. That'd be _the_ ideal Transformer substrate. Memory

And then throw in some co-located compute there using chiplets, entirely bypassing the memory bus and PCIe. That'd be _the_ ideal Transformer substrate. Memory bandwidth bottleneck just disappears for the most part. Memory size bottleneck, too.