The title is wrong. The author glitched the IP block with the one time programmable fuses in conjunction with logic that uses those fuse bits, not the RISC-V co

The title is wrong. The author glitched the IP block with the one time programmable fuses in conjunction with logic that uses those fuse bits, not the RISC-V cores themselves.