Good explanation of my overly terse note. The current standard interrupt architecture imposes enormous latency and the synchronous timer could be more precis

Good explanation of my overly terse note. The current standard interrupt architecture imposes enormous latency and the synchronous timer could be more precise. The simplest implementation would just "fetch" jmp every N instructions (with N programmable) - just like voluntary switching but where the processor would volunteer the program.