6 ms·Checkout SpinalHDL it keep much more of your hardware description semantic inside the generated Verilogby Dolu 9y agoCheckout SpinalHDL it keep much more of your hardware description semantic inside the generated Verilog